

11/21/00  
Jc813 U.S. PTO

11-22-00

A

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: MORINAKA et al.  
Docket: 10873.603US01  
Title: SOLID-STATE IMAGING ELEMENT AND IMAGING SYSTEM USING THE SAME

Jc918 U.S. PTO  
09/17/758  
11/21/00

CERTIFICATE UNDER 37 CFR 1.10

'Express Mail' mailing label number EL674895339US

Date of Deposit November 21, 2000

I hereby certify that this paper or fee is being deposited with the United States Postal Service 'Express Mail Post Office To Addressee' service under 37 CFR 1.10 and is addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231.

By

Name Brant Miles

BOX PATENT APPLICATION

Assistant Commissioner for Patents  
Washington, D.C. 20231

Sir:

We are transmitting herewith the attached:

- ☒ Transmittal sheet, in duplicate, containing Certificate under 37 CFR 1.10.
- ☒ Utility Patent Application: Spec. 14 pgs; 13 claims; Abstract 1 pgs.  
The fee has been calculated as shown below in the 'Claims as Filed' table.
- ☒ 11 sheets of formal drawings
- ☒ An unsigned Combined Declaration and Power of Attorney
- ☒ A check in the amount of \$710.00 to cover the Filing Fee
- ☒ Other: Communication regarding priority claim
- ☒ Return postcard

CLAIMS AS FILED

Number of Claims Filed		In Excess of:		Number Extra		Rate		Fee
Basic Filing Fee								\$710.00
Total Claims								
13	-	20	=	0	x	18.00	=	\$0.00
Independent Claims								
3	-	3	=	0	x	80.00	=	\$0.00
MULTIPLE DEPENDENT CLAIM FEE								\$0.00
TOTAL FILING FEE								\$710.00

Please charge any additional fees or credit overpayment to Deposit Account No. 13-2725. A duplicate of this sheet is enclosed.

MERCHANT & GOULD P.C.  
P.O. Box 2903, Minneapolis, MN 55402-0903  
(612) 332-5300

By:

Name: Douglas P. Mueller  
Reg. No.: 30,300  
Initials: DPM/tvm/hb



# SOLID-STATE IMAGING DEVICE AND IMAGING SYSTEM USING THE SAME

## BACKGROUND OF THE INVENTION

### 1. Field of the Invention

The present invention relates to solid-state imaging devices and to imaging systems using the same. More particularly, the present invention provides a device structure that is suitable for solid-state imaging devices capable of high-speed read-out.

### 2. Description of the Related Art

One method of reading out image data at high speeds in an imaging device is to partition the photoelectric conversion region into a plurality of regions, and to read out the charges from these regions in parallel. JP H03-224371A (see Fig. 10), for example, proposes a structure in which the read-out amplifiers are arranged in mirror symmetry (line symmetry). In this solid-state imaging device, signals are output from the pixels arranged in rows and columns in the pixel portions 31 and 32, after having passed through the horizontal charge transfer path 33 and the read-out amplifiers 34 and 35, which are arranged on both ends of the horizontal charge transfer path.

However, when the read-out amplifiers 34 and 35 are arranged in mirror symmetry to one another, their source (S) and drain (D) have to be arranged mirror symmetrically with respect to the gate (G) at the transistor level (see Fig. 11B). Therefore, misalignments occurring during the masking step in the semiconductor manufacturing process are coupled with the influence of injection angle dependencies during the injection of impurities, and it is difficult to manufacture read-out amplifiers with uniform input/output characteristics.

Differences in the characteristics of the read-out amplifiers lead to the problem that blocks can be observed in the image when replaying the image. Moreover, when the data that have been read out are combined and displayed as one image, it is necessary to rearrange the image data, which makes the signal processing troublesome. In the arrangement in Fig. 11A, misalignments during the lithography step have the same influence on different amplifiers, so that they do not lead to differences in the characteristics between amplifiers. However, in the arrangement in Fig.

11B, ion implantation skew and mask misalignments during the manufacturing steps have different effects on different amplifiers, and lead to amplifiers with different characteristics.

## 5 SUMMARY OF THE INVENTION

It is therefore an object of the present invention to solve these problems and to provide a structure of a solid-state imaging device that is not so easily influenced by mask misalignments and skewed ion implantation angles during the semiconductor manufacturing process, and  
10 in which the signal processing is easy even when signals are read out with a plurality of amplifiers and displayed as one image.

In order to attain these objects, a solid-state imaging device in accordance with the present invention includes a photoelectric conversion region. The photoelectric conversion region has a plurality of photoelectric  
15 conversion portions arranged in rows and columns extending in a vertical direction and a horizontal direction, and a plurality of vertical charge transfer paths extending substantially in parallel to the columns of the photoelectric conversion portions. This solid-state imaging device also has a horizontal charge transfer path for receiving signals from the plurality of  
20 vertical charge transfer paths. In this solid-state imaging device, the plurality of vertical charge transfer paths is arranged at a horizontal pitch A within the photoelectric conversion region, and at a pitch B that is smaller than the pitch A in a portion where the signals are input into the horizontal charge transfer path.

25

## BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 shows a configuration of the solid-state imaging device in accordance with the present invention.

Fig. 2 shows a magnification of the region P in Fig. 1.

30 Fig. 3 shows another configuration of a solid-state imaging device in accordance with the present invention.

Fig. 4 shows a magnification of the region Q in Fig. 2.

Figs. 5A and 5B are plan views illustrating the width of the vertical charge transfer paths.

35 Fig. 6 is a block diagram showing a configuration of the imaging system in accordance with the present invention.

Fig. 7 is a perspective view of a vertical charge transfer path of the

solid-state imaging device of the present invention and the structure arranged on top of it.

Figs. 8A and 8B are plan views showing examples of the vicinity of the bent portion in the vertical charge transfer paths of the solid-state imaging device of the present invention.

Fig. 9 is a plan view showing another example of the vicinity of the bent portion in the vertical charge transfer paths of the solid-state imaging device of the present invention.

Fig. 10 shows the configuration of a conventional solid-state imaging device.

Figs. 11A and 11B illustrate the differences in the amplifier shape caused by misalignments and skewed ion implantation angles. Fig. 11A shows a pair of transistors, whose relative position is one of parallel displacement, and Fig. 11B shows a pair of transistors, whose relative position is one of mirror symmetry (line symmetry). Figs. 11A and 11B illustrate the differences between these arrangements.

## DESCRIPTION OF THE PREFERRED EMBODIMENTS

In a solid-state imaging device in accordance with the present invention, the pitch B of the vertical charge transfer paths in the portion where a signal is input into the horizontal charge transfer path is smaller than the pitch A of the vertical charge transfer paths in the photoelectric conversion region ( $A > B$ ). Consequently, when the number of vertical charge transfer path lines is N, a space S having the width  $(N - 1) \times (A - B)$  is created. This space S can be utilized as the region in which the read-out amplifiers are placed. Thus, if this space S is utilized, then, when the photoelectric conversion region is partitioned into a plurality of sections, and a read-out amplifier is provided for each section, it is possible to arrange this plurality of read-out amplifiers while preserving a positional relation of parallel displacement of the read-out amplifiers with respect to one another. Such a positional arrangement, in which the read-out amplifiers can be shifted by parallel displacement upon one another, is shown in Fig. 11A for example.

With this arrangement, it is possible to suppress the influence of misalignments and skewed impurity implantation angles during manufacture. Moreover, peripheral circuits and the wiring leading thereto can be realized with the same pattern, canceling out differences in the

properties of the peripheral circuits and the wiring. Also with regard to the signal processing, the sections of the photoelectric conversion region corresponding to one read-out amp (that is, the photoelectric conversion blocks) all have the same shape, and can be arranged so that the horizontal read-out direction is the same for all corresponding pixels. Therefore, it is possible to obtain a solid-state imaging device, in which the troublesome data rearranging, which is necessary when the pixels are arranged in mirror symmetry, is obviated.

In a preferable embodiment of the present invention, a read-out amplifier and a horizontal charge transfer path for receiving signals from the charge transfer paths are provided for each section into which the photoelectric conversion region is partitioned along the vertical direction (in other words, for each photoelectric conversion block). In this case, it is preferable that the read-out amplifier and the horizontal charge transfer path for receiving signals from the vertical charge transfer paths are provided at a horizontal spacing that is not larger than the width of the section into which the photoelectric conversion region is partitioned, utilizing the aforementioned space S. This preferable embodiment achieves a structure, in which there is no limitation on the number of photoelectric conversion blocks that can be arranged in the horizontal direction. More specifically, a plurality of solid-state imaging blocks of substantially the same shape can be arranged next to one another in horizontal direction, each solid-state imaging block including one of the sections into which the photoelectric conversion region has been partitioned (photoelectric conversion block), one horizontal transfer path for receiving signals from this section, and one read-out amplifier. This makes it easier to achieve a uniform image.

It is also advantageous that the vertical charge transfer paths are arranged at the horizontal pitch A also at the border between photoelectric conversion blocks, because this can cancel image distortions, for example.

It is preferable that the horizontal width of the vertical charge transfer paths is substantially constant from a portion at the photoelectric conversion region to a portion at the horizontal charge transfer portion, but it is also possible that the horizontal width of the vertical charge transfer paths increases gradually or step-like from a portion at the photoelectric conversion region to a portion at the horizontal charge transfer portion.

In a typical embodiment of the vertical charge transfer portions, bent

portions (portions where the vertical charge transfer portions form an angle) can be observed when viewed from above. In this case, there is the possibility of transfer losses in the bent portions, and these transfer losses can be suppressed with various methods.

For example, it is possible to arrange a plurality of transfer electrodes above the vertical charge transfer paths and wire them such that, at least in the bent portions of the vertical charge transfer paths, transfer driving pulses can be applied independently from other portions of the vertical charge transfer paths. With this arrangement, it is possible to apply suitable transfer pulses independently to the bent portions.

It is also preferable to arrange a plurality of transfer electrodes such that bent portions of the vertical charge transfer paths are generally arranged below positions between the transfer electrodes, rather than below the transfer electrodes. If, however, the bent portions are positioned below predetermined transfer electrodes, then it is preferable that a transfer path length on which a transfer driving pulse is applied with said predetermined transfer electrodes is shorter than a transfer path length on which the transfer driving pulse is applied with transfer electrodes that are adjacent to said predetermined transfer electrodes.

It is preferable that the largest bending angle in the bent portions is not more than  $45^\circ$ . If a group of vertical charge transfer paths is squeezed together from both sides toward the center while gradually reducing the pitch of the plurality of vertical charge transfer paths, then the bending angle becomes largest at the outermost vertical charge transfer paths. In photoelectric conversion blocks with this typical embodiment, it is preferable that the bending angle at the outermost vertical charge transfer paths is not more than  $45^\circ$ .

The following is a detailed description of the embodiments of the present invention, with reference to Figs. 1 to 8.

#### First Embodiment

Fig. 1 shows the configuration of a CCD-type solid-state imaging device in accordance with a first embodiment of the present invention. In this solid-state imaging device, photodiodes (photoelectric conversion portions) 1 are formed in photoelectric conversion blocks 11, 12, ... ,13, in the form of rows and columns (i.e. a matrix or two-dimensional array). Between the columns of photodiodes, vertical charge transfer paths (VCCD)

2 extend along the columns.

In this solid-state imaging device, vertical/horizontal conversion portions (V-H conversion portions) 14, 15, ..., 16 are formed between the photoelectric conversion blocks 11, 12, ... 13 and the horizontal charge transfer paths (HCCD) 17, 18, ... ,19. The horizontal charge transfer paths are connected to read-out amplifiers 31a, 31b, ..., 31c. In this arrangement, the read-out amplifiers are placed in spaces that result from the tapering of the vertical CCDs, so that it is possible to place them directly adjacent to the last stage of the horizontal transfer paths. Thus, it is possible to suppress the parasitic capacitance of the FDAs (floating diffusion amplifiers) to a minimum, which is advantageous for making the amplifiers more sensitive. After passing from the vertical charge transfer paths through the horizontal charge transfer paths, the signal charge produced in the photoelectric conversion blocks is transferred to these read-out amplifiers.

Inside the photoelectric conversion blocks, the vertical charge transfer paths 2 of this solid-state imaging device are arranged preserving the same spacing with respect to the horizontal direction. Also at the border (joint) portions 3 between the blocks, the horizontal spacing between the vertical charge transfer paths is held constant. Consequently, in this solid-state imaging device, the horizontal spacing between the vertical charge transfer paths is the same throughout the entire photoelectric conversion region. On the other hand, the spacing of the horizontal charge transfer paths in the V-H conversion portions 14, 15, ..., 16 is not constant.

Fig. 2 shows a magnification of the vicinity of the region P in Fig. 1. In the photoelectric conversion region, the vertical charge transfer paths 2 are lined up with a pitch A. At the end where they contact the horizontal charge transfer paths, the vertical charge transfer paths 2 are lined up with a pitch B ( $A > B$ ). The pitch B should be, for example, 40 to 80% narrower than the pitch A. Applying a driving pulse to the transfer electrodes 41 to 54 transfers the signal charges in the vertical charge transfer paths sequentially downward in the drawing. The transfer electrodes are made, for example, of polycrystalline silicon films.

When the vertical charge transfer paths bend abruptly, there is the danger of transfer losses. Preferably, the bending degree  $\theta$  is not higher than  $45^\circ$ . In addition, the wiring should be such that independent pulses can be applied to the portion where the transfer paths are bent, so that transfer losses do not occur at this portion. It is preferable that the

electrode structure in the arrangement in Fig. 2 includes such wiring that pulses that are independent from the other electrodes can be applied to at least the electrodes 43 and 44.

In this manner, empty regions 31d are created by utilizing the trapezoid V-H conversion portions, in which the vertical charge transfer paths are increasingly constricted toward the horizontal charge transfer paths arranged below them in the drawing, and the amplifiers can be arranged in these empty regions. In this solid-state imaging device, the charge transfer direction is the same for all horizontal charge transfer paths. Thus, it is possible to arrange amplifiers with the same shape at the stage behind the transfer path, with the same positional relation of their structural members (see Fig. 11A).

In this solid-state imaging device, when one region with which signals are picked up, for example the region made up of the photoelectric conversion region 11, the V-H conversion portion 14, the horizontal charge transfer path 17 and the read-out amplifier 31a is regarded as one solid-state imaging block, then the entire device is made up of solid-state imaging blocks arranged adjacently in the horizontal direction. These solid-state imaging blocks have the same shape and preserve a positional relation of parallel displacement with respect to one another. Except for the wiring pattern to the pads on the chip, which connect the solid-state imaging blocks to the outside, these solid-state imaging blocks can be provided with basically the same shape. Consequently, this arrangement is very advantageous in that it preserves the uniformity of the image.

The solid-state imaging device obtained in this manner is not very susceptible to the influence of mask misalignments and skewed ion implantation angles during the semiconductor manufacturing process, and the signal processing for reading out signals with a plurality of amplifiers and displaying them as one image is simple.

In this embodiment, all elements are arranged in a streamlined manner, but it is possible to widen the region where the amplifiers can be placed even further by extending the amplifiers into the regions 31e used for forming the transfer electrodes 41 to 54. These regions 31e can be utilized with the following embodiment.

## Second Embodiment

Fig. 3 shows the configuration of a CCD-type solid-state imaging



device in accordance with a second embodiment of the present invention. Also in this solid-state imaging device, as in the first embodiment, the photodiodes 1 and the vertical charge transfer paths 2 are arranged in photoelectric conversion blocks 21, 22, ... ,23, and horizontal charge transfer paths 27, 28, ..., 29 and read-out amplifiers 32a, 32b, ..., 32c are provided for each of these photoelectric conversion blocks 21, 22, ... ,23. V-H conversion portions 24, 25, ..., 26 are formed between the photoelectric conversion blocks and the horizontal transfer electrodes.

In this solid-state imaging device, conducting lines 20 are formed along the vertical charge transfer paths 2. These conducting lines 20 feed a driving pulse to the lower transfer electrodes (not shown in the drawing), through contact holes that are formed as appropriate. The contact holes are formed at predetermined spacings corresponding to the driving pattern that is used.

As shown in Fig. 4, which is a magnification of the vicinity of the region Q in Fig. 3, also in the V-H conversion portion, the conducting lines 20 are arranged along the vertical charge transfer paths 2. Therefore, it is not necessary to link the transfer electrodes 41 to 54 to one another horizontally, and the transfer electrodes 45 to 54 in the V-H conversion portion of the different solid-state imaging blocks can be formed separately. Consequently, using this embodiment, the regions 32e, which were dead space in the first embodiment, can be utilized together with the regions 32d for the read-out amplifiers.

The foregoing is a description of two embodiments for a solid-state imaging device of the present invention, and the following is an explanation of even more preferable embodiments and application examples of such a solid-state imaging device.

To prevent the so-called "narrow channel effect", the charge transfer paths in the V-H conversion portion should be set to the same width. Referring to Fig. 5A, the width  $U_1$  of the transfer paths in the photoelectric conversion region is the same as the width  $V_1$  where the transfer paths are connected to the horizontal charge transfer paths ( $U_1 = V_1$ ). It is also equal to the width  $W_1$  at any location in the V-H conversion portion ( $U_1 = W_1 = V_1$ ).

To prevent the narrow channel effect, it is also possible to widen the width of the transfer paths increasingly from the photoelectric conversion region to the horizontal charge transfer paths as shown in Fig. 5B ( $U_2 < W_2 < V_2$ ). Fig. 5B shows an example, in which the width of the transfer paths is

widened gradually, but it is also possible to widen the transfer paths in a step-wise fashion.

Thus, it is preferable to lay out the transfer paths so as to establish the relation  $U \leq V$ . More specifically, it is preferable that  $V$  is about 1.0 to 1.5 times as large as  $U$ .

Fig. 6 shows an example of an imaging system using this solid-state imaging device. Signals that have been read in in parallel are transmitted from a plurality of read-in amplifiers over the transmission paths 61, 62, ..., 63, and are subjected to CDS (correlated double sampling), gain control, and ADC (analog/digital conversion). Then, correction of the joint portion between different read-out amplifiers is performed, as well as the serial conversion and color processing of the parallel data that have been read out in parallel, and the data are displayed on a monitor or stored in a memory, after passing through a memory controller. Thus, a uniform image without borders is obtained.

Fig. 7 is a cross-sectional perspective view of the vertical charge transfer path 70 of the above-described solid-state imaging device and the vertical transfer electrodes 71, 72 and 73 arranged on top of it. When viewed from above, between the transfer electrodes 72 and 73, there is a bending point F with a bending angle  $\theta$  in the vertical charge transfer path 70 with the width  $W$  (see Fig. 8A). When the transfer path bends like this at a position between electrodes, transfer losses can be avoided. On the other hand, when the bending point F of the transfer path 70 is arranged below the transfer electrode 72 (see Fig. 8B), transfer losses tend to occur below this transfer electrode 72. Fig. 7 shows an example in which the transfer electrodes 71 to 73 are made of a two-layer polysilicon film, but it is also possible to provide the electrodes with a layering structure of three or more layers. Furthermore, the layering order of the transfer electrodes is not limited to the example shown in Fig. 7, and it is also possible to form the transfer electrode 72 on the adjacent transfer electrodes 71 and 73.

However, even when the bending point is formed directly below the electrode as shown in Fig. 9, transfer losses can be suppressed if the transfer packets are performed, for example, by so-called 2/3 transfer, and the gate length of the transfer electrode 72 is made shorter than that of the two adjacent electrodes ( $L_1 > L_2$ ,  $L_3 > L_2$ ). To be specific, when the gate width  $W$  is 1 to  $3\mu\text{m}$ , it is preferable that  $L_2$  is about  $1\mu\text{m}$  shorter than the length  $L$  of the other transfer electrodes. To ensure the charge capacity, it is preferable

that, again, when the gate width  $W$  is 1 to  $3\mu\text{m}$ , and  $L_1$  and  $L_3$  are about  $1\mu\text{m}$  longer than the length  $L$  of the further transfer electrodes.

Thus, in accordance with the present invention, a solid-state imaging device is provided, in which signal charges can be read out at high speeds by parallel read-out, and in which variations among the amplifier input/output characteristics due to mask misalignments or dependencies on the implantation angle of doping impurities during the semiconductor manufacturing process can be suppressed. Moreover, the solid-state imaging blocks, which include the read-out amplifiers, are of the same shape and can be arranged in parallel to one another, so that when displaying one image, it is possible to omit the rearranging of the data, which is necessary when reading out with mirror symmetry, therefore making the signal processing easier.

The invention may be embodied in other specific forms without departing from the spirit or essential characteristics thereof. The embodiments disclosed in this application are to be considered in all respects as illustrative and not restrictive, the scope of the invention being indicated by the appended claims rather than by the foregoing description, all changes that come within the meaning and range of equivalency of the claims are intended to be embraced therein.

WHAT IS CLAIMED IS:

1. A solid-state imaging device, comprising:  
a photoelectric conversion region including:

5 a plurality of photoelectric conversion portions arranged in rows and columns extending in a vertical direction and a horizontal direction; and

a plurality of vertical charge transfer paths extending substantially in parallel to the columns of the photoelectric conversion portions; and

10 a horizontal charge transfer path for receiving signals from the plurality of vertical charge transfer paths;

15 wherein the plurality of vertical charge transfer paths is arranged at a horizontal pitch A within the photoelectric conversion region, and at a pitch B that is smaller than the pitch A in a portion where the signals are input into the horizontal charge transfer path.

20 2. The solid-state imaging device of Claim 1, further comprising a read-out amplifier for receiving signals from the horizontal charge transfer path, wherein the read-out amplifier and the horizontal charge transfer path for receiving signals from the plurality of vertical charge transfer paths are provided for each section into which the photoelectric conversion region is partitioned along the vertical direction.

25 3. The solid-state imaging device of Claim 2, wherein the read-out amplifier and the horizontal charge transfer path for receiving signals from the plurality of vertical charge transfer paths are provided at a horizontal spacing that is not larger than the width of the section into which the photoelectric conversion region is partitioned.

30 4. The solid-state imaging device of Claim 2, wherein a plurality of solid-state imaging blocks of substantially the same shape are arranged next to one another in the horizontal direction, each solid-state imaging block comprising:

35 one of the sections into which the photoelectric conversion region has been partitioned;

one horizontal transfer path for receiving signals from this section;

and

one read-out amplifier for receiving signals from this horizontal transfer path.

5 5. The solid-state imaging device of Claim 2, wherein the vertical charge transfer paths are arranged at the horizontal pitch A also where the sections into which the photoelectric conversion region has been partitioned border onto one another.

10 6. The solid-state imaging device of Claim 1, wherein a horizontal width of the vertical charge transfer paths is substantially constant from a portion at the photoelectric conversion region to a portion at the horizontal charge transfer portion.

15 7. The solid-state imaging device of Claim 1, wherein a horizontal width of the vertical charge transfer paths increases gradually or step-wise from a portion at the photoelectric conversion region to a portion at the horizontal charge transfer portion.

20 8. The solid-state imaging device of Claim 1, wherein a plurality of transfer electrodes are arranged above the vertical charge transfer paths and are wired such that, at least in bent portions of the vertical charge transfer paths, transfer driving pulses can be applied independently from other portions of the vertical charge transfer paths.

25 9. The solid-state imaging device of Claim 1, wherein a plurality of transfer electrodes are arranged such that bent portions of the vertical charge transfer paths are positioned below locations between the transfer electrodes.

30 10. The solid-state imaging device of Claim 1, wherein  
bent portions of the vertical charge transfer paths are positioned below predetermined transfer electrodes; and  
a transfer path length on which a transfer driving pulse is applied  
35 with said predetermined transfer electrodes is shorter than a transfer path length on which the transfer driving pulse is applied with transfer electrodes that are adjacent to said predetermined transfer electrodes.

11. The solid-state imaging device of Claim 1, wherein a conducting line that is electrically connected to a plurality of transfer electrodes with which the transfer driving pulse is applied to the vertical charge transfer paths is provided substantially in parallel to the vertical charge transfer paths at least from a photoelectric conversion region to a region in which the vertical charge transfer paths are arranged with less than the horizontal pitch A.

12. The solid-state imaging device of Claim 1, wherein the largest bending angle in the vertical charge transfer paths is not more than 45°.

13. An imaging system, comprising:  
the solid-state imaging device of Claim 2; and  
a signal processing portion that synthesizes output from the read-out amplifiers of the sections of the solid-state imaging device, and corrects the image at joint portions corresponding to portions where the sections border with one another, so as to display one image.

ABSTRACT OF THE DISCLOSURE:

In a solid-state imaging device, a plurality of vertical charge transfer paths is arranged at a horizontal pitch A within a photoelectric conversion region, and at a pitch B that is smaller than the pitch A in a portion where the signals are input into the horizontal charge transfer path. A read-out amplifier and a horizontal charge transfer path for receiving signals from vertical charge transfer paths are provided for each photoelectric conversion block into which the photoelectric conversion region has been partitioned. The read-out amplifiers have the same shape and their positional relation is one of parallel displacement in regions that are obtained by changing the pitch of the vertical charge transfer portions. Thus, a solid-state imaging device is achieved that is not so easily influenced by mask misalignments or skewed ion implantation angles, and in which signal read-out at high speeds is possible.

0017758-12400

"Express Mail" mailing label number: EL674895339US  
Date of Deposit: November 21, 2005  
I hereby certify that this paper or film is being de-  
posited with the United States Postal Service "Express  
Mail Post Office to Addressee" service under 37 CFR  
1.10 on the date indicated above and is addressed to:  
Assistant Commissioner for Patents, Washington, D.C. 20231.  
Brant Miles.  
(printed name)  
Brant Miles  
(signature)




FIG. 1



FIG. 2




FIG. 3




FIG. 4




FIG. 5A




FIG. 5B




FIG. 6




FIG. 7




FIG. 8A




FIG. 8B

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87													




FIG. 9






FIG. 10  
PRIOR ART



MERCHANT &amp; GOULD P.C.

## United States Patent Application

## COMBINED DECLARATION AND POWER OF ATTORNEY

As a below named inventor I hereby declare that: my residence, post office address and citizenship are as stated below next to my name; that

I verily believe I am the original, first and sole inventor (if only one name is listed below) or a joint inventor (if plural inventors are named below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:  
SOLID-STATE IMAGING ELEMENT AND IMAGING SYSTEM USING THE SAME

The specification of which

a. ☒ is attached hereto

b. ☐ was filed on \_\_\_\_\_ as application serial no. \_\_\_\_\_ and was amended on \_\_\_\_\_ (if applicable) (in the case of a PCT-filed application)  
described and claimed in international no. \_\_\_\_\_ filed \_\_\_\_\_ and as amended on \_\_\_\_\_ (if any), which I have reviewed and for which I  
solicit a United States patent.

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the patentability of this application in accordance with Title 37, Code of Federal Regulations, § 1.56 (attached hereto).

I hereby claim foreign priority benefits under Title 35, United States Code, § 119/365 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on the basis of which priority is claimed:

a. ☐ no such applications have been filed.

b. ☒ such applications have been filed as follows:

FOREIGN APPLICATION(S), IF ANY, CLAIMING PRIORITY UNDER 35 USC § 119			
COUNTRY	APPLICATION NUMBER	DATE OF FILING (day, month, year)	DATE OF ISSUE (day, month, year)
JAPAN	11-331221	November 22, 1999	JAPAN
JAPAN	2000-289213	September 22, 2000	JAPAN
ALL FOREIGN APPLICATION(S), IF ANY, FILED BEFORE THE PRIORITY APPLICATION(S)			
COUNTRY	APPLICATION NUMBER	DATE OF FILING (day, month, year)	DATE OF ISSUE (day, month, year)

I hereby claim the benefit under Title 35, United States Code, § 120/365 of any United States and PCT international application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, § 1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application.

U.S. APPLICATION NUMBER	DATE OF FILING (day, month, year)	STATUS (patented, pending, abandoned)

I hereby claim the benefit under Title 35, United States Code § 119(e) of any United States provisional application(s) listed below:

U.S. PROVISIONAL APPLICATION NUMBER	DATE OF FILING (Day, Month, Year)

I hereby appoint the following attorney(s) and/or patent agent(s) to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith:

Albrecht, John W.	Reg. No. 40,481	Leon, Andrew J.	Reg. No. 46,869
Ali, M. Jeffer	Reg. No. 46,359	Leonard, Christopher J.	Reg. No. 41,940
Anderson, Gregg I.	Reg. No. 28,828	Liepa, Mara E.	Reg. No. 40,066
Batzli, Brian H.	Reg. No. 32,960	Lindquist, Timothy A.	Reg. No. 40,701
Beard, John L.	Reg. No. 27,612	Lycke, Lawrence E.	Reg. No. 38,540
Berns, John M.	Reg. No. 43,496	Mayfield, Denise L.	Reg. No. 33,732
Black, Bruce E.	Reg. No. 41,622	McDonald, Daniel W.	Reg. No. 32,044
Branch, John W.	Reg. No. 41,633	McIntyre, Jr., William F.	Reg. No. 44,921
Bremer, Dennis C.	Reg. No. 40,528	Mitchem, M. Todd	Reg. No. 40,731
Bruess, Steven C.	Reg. No. 34,130	Mueller, Douglas P.	Reg. No. 30,300
Byrne, Linda M.	Reg. No. 32,404	Nichols, A. Shane	Reg. No. 43,836
Campbell, Keith	Reg. No. P-46,597	Pauly, Daniel M.	Reg. No. 40,123
Carlson, Alan G.	Reg. No. 25,959	Phillips, Bryan K.	Reg. No. P-46,990
Caspers, Philip P.	Reg. No. 33,227	Phillips, John B.	Reg. No. 37,206
Chiapetta, James R.	Reg. No. 39,634	Prendergast, Paul	Reg. No. 46,068
Clifford, John A.	Reg. No. 30,247	Pytel, Melissa J.	Reg. No. 41,512
Coldren, Richard J.	Reg. No. 44,084	Qualey, Terry	Reg. No. 25,148
Daignault, Ronald A.	Reg. No. 25,968	Reich, John C.	Reg. No. 37,703
Daley, Dennis R.	Reg. No. 34,994	Reiland, Earl D.	Reg. No. 25,767
Dalglish, Leslie E.	Reg. No. 40,579	Samuels, Lisa A.	Reg. No. 43,080
Daulton, Julie R.	Reg. No. 36,414	Schmaltz, David G.	Reg. No. 39,828
DeVries Smith, Katherine M.	Reg. No. 42,157	Schuman, Mark D.	Reg. No. 31,197
DiPietro, Mark J.	Reg. No. 28,707	Schumann, Michael D.	Reg. No. 30,422
Edell, Robert T.	Reg. No. 20,187	Scull, Timothy B.	Reg. No. 42,137
Epp Ryan, Sandra	Reg. No. 39,667	Sebald, Gregory A.	Reg. No. 33,280
Glance, Robert J.	Reg. No. 40,620	Skoog, Mark T.	Reg. No. 40,178
Goggin, Matthew J.	Reg. No. 44,125	Spellman, Steven J.	Reg. No. 45,124
Golla, Charles E.	Reg. No. 26,896	Stoll-DeBell, Kirstin L.	Reg. No. 43,164
Gorman, Alan G.	Reg. No. 38,472	Sumner, John P.	Reg. No. 29,114
Gould, John D.	Reg. No. 18,223	Swenson, Erik G.	Reg. No. 45,147
Gregson, Richard	Reg. No. 41,804	Tellekson, David K.	Reg. No. 32,314
Gresens, John J.	Reg. No. 33,112	Trembath, Jon R.	Reg. No. 38,344
Hamer, Samuel A.	Reg. No. 46,754	Tuchman, Ido	Reg. No. 45,924
Hamre, Curtis B.	Reg. No. 29,165	Tunheim, Marcia A	Reg. No. 42,189
Harrison, Kevin C.	Reg. No. P-46,759	Underhill, Albert L.	Reg. No. 27,403
Hertzberg, Brett A.	Reg. No. 42,660	Vandenburgh, J. Derek	Reg. No. 32,179
Hillson, Randall A.	Reg. No. 31,838	Wahl, John R.	Reg. No. 33,044
Holzer, Jr., Richard J.	Reg. No. 42,668	Weaver, Karrie G.	Reg. No. 43,245
Johnston, Scott W.	Reg. No. 39,721	Welter, Paul A.	Reg. No. 20,890
Kadievitch, Natalie D.	Reg. No. 34,196	Whipps, Brian	Reg. No. 43,261
Karjeker, Shaukat	Reg. No. 34,049	Whitaker, John E.	Reg. No. 42,222
Kastelic, Joseph M.	Reg. No. 37,160	Wickhem, J. Scot	Reg. No. 41,376
Kettelberger, Denise	Reg. No. 33,924	Williams, Douglas J.	Reg. No. 27,054
Keys, Jeramie J.	Reg. No. 42,724	Withers, James D.	Reg. No. 40,376
Knearl, Homer L.	Reg. No. 21,197	Witt, Jonelle	Reg. No. 41,980
Kowalchuk, Alan W.	Reg. No. 31,535	Wu, Tong	Reg. No. 43,361
Kowalchuk, Katherine M.	Reg. No. 36,848	Xu, Min S.	Reg. No. 39,536
Lacy, Paul E.	Reg. No. 38,946	Zeuli, Anthony R.	Reg. No. 45,255
Larson, James A.	Reg. No. 40,443		

I hereby authorize them to act and rely on instructions from and communicate directly with the person/assignee/attorney/firm/ organization who/which first sends/sent this case to them and by whom/which I hereby declare that I have consented after full disclosure to be represented unless/until I instruct Merchant & Gould P.C. to the contrary.

Please direct all correspondence in this case to Merchant & Gould P.C. at the address indicated below:

Merchant & Gould P.C.  
P.O. Box 2903  
Minneapolis, MN 55402-0903



I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

2	<b>Full Name Of Inventor</b>	<b>Family Name</b> MORINAKA	<b>First Given Name</b> Yasuhiro	<b>Second Given Name</b>
0	<b>Residence &amp; Citizenship</b>	<b>City</b> Osaka	<b>State or Foreign Country</b> Japan	<b>Country of Citizenship</b> Japan
1	<b>Post Office Address</b>	<b>Post Office Address</b> 25-3, Midou-cho, Kadoma-shi		<b>State &amp; Zip Code/Country</b> Osaka 571-0064, Japan
<b>Signature of Inventor 201:</b>			<b>Date:</b>	
2	<b>Full Name Of Inventor</b>	<b>Family Name</b> KOMOBUCHI	<b>First Given Name</b> Hiroyoshi	<b>Second Given Name</b>
0	<b>Residence &amp; Citizenship</b>	<b>City</b> Kyoto	<b>State or Foreign Country</b> Japan	<b>Country of Citizenship</b> Japan
2	<b>Post Office Address</b>	<b>Post Office Address</b> 1-1-411, Matsudaira-Chikuzen, Momoyama-cho, Fushimi-ku, Kyoto-shi		<b>State &amp; Zip Code/Country</b> Kyoto 612-8031, Japan
<b>Signature of Inventor 202:</b>			<b>Date:</b>	
2	<b>Full Name Of Inventor</b>	<b>Family Name</b> YAMAGUCHI	<b>First Given Name</b> Takumi	<b>Second Given Name</b>
0	<b>Residence &amp; Citizenship</b>	<b>City</b> Kyoto	<b>State or Foreign Country</b> Japan	<b>Country of Citizenship</b> Japan
3	<b>Post Office Address</b>	<b>Post Office Address</b> 5-1-409, Yamanouchi-Yourou-cho, Ukyoku, Kyoto-shi		<b>State &amp; Zip Code/Country</b> Kyoto 615-0081, Japan
<b>Signature of Inventor 203:</b>			<b>Date:</b>	
2	<b>Full Name Of Inventor</b>	<b>Family Name</b> SUZUKI	<b>First Given Name</b> Sei	<b>Second Given Name</b>
0	<b>Residence &amp; Citizenship</b>	<b>City</b> Osaka	<b>State or Foreign Country</b> Japan	<b>Country of Citizenship</b> Japan
4	<b>Post Office Address</b>	<b>Post Office Address</b> 20-29-201, Gungeshinmachi, Takatsuki-shi		<b>State &amp; Zip Code/Country</b> Osaka 569-1136, Japan
<b>Signature of Inventor 204:</b>			<b>Date:</b>	

## § 1.56 Duty to disclose information material to patentability.

(a) A patent by its very nature is affected with a public interest. The public interest is best served, and the most effective patent examination occurs when, at the time an application is being examined, the Office is aware of and evaluates the teachings of all information material to patentability. Each individual associated with the filing and prosecution of a patent application has a duty of candor and good faith in dealing with the Office, which includes a duty to disclose to the Office all information known to that individual to be material to patentability as defined in this section. The duty to disclose information exists with respect to each pending claim until the claim is canceled or withdrawn from consideration, or the application becomes abandoned. Information material to the patentability of a claim that is canceled or withdrawn from consideration need not be submitted if the information is not material to the patentability of any claim remaining under consideration in the application. There is no duty to submit information which is not material to the patentability of any existing claim. The duty to disclose all information known to be material to patentability is deemed to be satisfied if all information known to be material to patentability of any claim issued in a patent was cited by the Office or submitted to the Office in the manner prescribed by §§ 1.97(b)-(d) and 1.98. However, no patent will be granted on an application in connection with which fraud on the Office was practiced or attempted or the duty of disclosure was violated through bad faith or intentional misconduct. The Office encourages applicants to carefully examine:

(1) prior art cited in search reports of a foreign patent office in a counterpart application, and

(2) the closest information over which individuals associated with the filing or prosecution of a patent application believe any pending claim patentably defines, to make sure that any material information contained therein is disclosed to the Office.

(b) Under this section, information is material to patentability when it is not cumulative to information already of record or being made of record in the application, and

(1) It establishes, by itself or in combination with other information, a prima facie case of unpatentability of a claim;

or

(2) It refutes, or is inconsistent with, a position the applicant takes in:

(i) Opposing an argument of unpatentability relied on by the Office, or

(ii) Asserting an argument of patentability.

A prima facie case of unpatentability is established when the information compels a conclusion that a claim is unpatentable under the preponderance of evidence, burden-of-proof standard, giving each term in the claim its broadest reasonable construction consistent with the specification, and before any consideration is given to evidence which may be submitted in an attempt to establish a contrary conclusion of patentability.

(c) Individuals associated with the filing or prosecution of a patent application within the meaning of this section are:

(1) Each inventor named in the application;

(2) Each attorney or agent who prepares or prosecutes the application; and

(3) Every other person who is substantively involved in the preparation or prosecution of the application and who is associated with the inventor, with the assignee or with anyone to whom there is an obligation to assign the application.

(d) Individuals other than the attorney, agent or inventor may comply with this section by disclosing information to the attorney, agent, or inventor.